EC 33252 – DIGITAL SYSTEM DESIGN

<u>UNIT – II : COMBINATIONAL LOGIC CIRCUITS</u>

2.3 MULTIPLEXERS AND DE MULTIPLEXERS

A *multiplexer* or *MUX*, is a combinational circuit with more than one input line, one output line and more than one selection line. A multiplexer selects binary information present from one of many input lines, depending upon the logic status of the selection inputs, and routes it to the output line. Normally, there are 2ⁿ input lines and n selection lines whose bit combinations determine which input is selected. The multiplexer is often labeled as MUX in block diagrams.

A multiplexer is also called a **data selector**, since it selects one of many inputs and steers the binary information to the output line.




Fig: 2.30 - Block diagram of Multiplexer

2-to-1- line Multiplexer:

The circuit has two data input lines, one output line and one selection line, S. When S= 0, the upper AND gate is enabled and I_0 has a path to the output.

When S=1, the lower AND gate is enabled and I_1 has a path to the output.




Fig: 2.31 - Logic diagram

The multiplexer acts like an electronic switch that selects one of the two sources.

Truth table:

S	Y
0	10
1.~	I1 (
- PT	1 to 100

4-to-1-line Multiplexer:

A 4-to-1-line multiplexer has four (2n) input lines, two (n) select lines and one output line. It is the multiplexer consisting of four input channels and information of one of the channels can be selected and transmitted to an output line according to the select inputs combinations. Selection of one of the four input channel is possible by two selection inputs.

Each of the four inputs I_0 through I_3 , is applied to one input of AND gate. Selection lines S_1 and S_0 are decoded to select a particular AND gate. The outputs of the AND gate are applied to a single OR gate that provides the 1-line output.




Fig: 2.32 - 4-to-1-Line Multiplexer

Function table:

	William Trailing	100
S1	S0	Y
0	0	I0
0	1	I1
RVE c	0	I2
1	1	I3

To demonstrate the circuit operation, consider the case when $S_1S_0=10$. The AND gate associated with input I_2 has two of its inputs equal to 1 and the third input connected to I_2 . The other three AND gates have at least one input equal to 0, which makes their outputs equal to 0. The OR output is now equal to the value of I_2 , providing a path from the selected input to the output.

The data output is equal to I_0 only if $S_1 = 0$ and $S_0 = 0$; $Y = I_0S_1 S_0$.

The data output is equal to I_1 only if $S_1 = 0$ and $S_0 = 1$; $Y = I_1S_1$ 'S₀.

The data output is equal to I_2 only if $S_1 = 1$ and $S_0 = 0$; $Y = I_2S_1S_0$.

The data output is equal to I_3 only if S_1 = 1 and S_0 = 1; Y= $I_3S_1S_0$. When these terms are ORed, the total expression for the data output is,

Y= I0S1'S0'+ I1S1'S0 +I2S1S0'+ I3S1S0.

As in decoder, multiplexers may have an enable input to control the operation of the unit. When the enable input is in the inactive state, the outputs are disabled, and when it is in the active state, the circuit functions as a normal multiplexer.

Quadruple 2-to-1 Line Multiplexer:

This circuit has four multiplexers, each capable of selecting one of two input lines. Output Y_0 can be selected to come from either A0 or B0. Similarly, output Y1 may have the value of A1 or B1, and so on. Input selection line, S selects one of the lines in each of the four multiplexers. The enable input E must be active for normal operation.

Although the circuit contains four 2-to-1-Line multiplexers, it is viewed as a circuit that selects one of two 4-bit sets of data lines. The unit is enabled when E=0. Then if S=0, the four A inputs have a path to the four outputs. On the other hand, if

S=1, the four B inputs are applied to the outputs. The outputs have all 0's when E= 1, regardless of the value of S.




Fig: 2.33 – Quadruple 2 to 1 MUX

Application:

The multiplexer is a very useful MSI function and has various ranges of applications in data communication. Signal routing and data communication are the important applications of a multiplexer. It is used for connecting two or more sources to guide to a single destination among computer units and it is useful for constructing a common

bus system. One of the general properties of a multiplexer is that Boolean functions can be implemented by this device.

Implementation of Boolean Function using MUX:

Any Boolean or logical expression can be easily implemented using a multiplexer. If a Boolean expression has (n+1) variables, then _n' of these variables can be connected to the select lines of the multiplexer. The remaining single variable along with constants 1 and 0 is used as the input of the multiplexer. For example, if C is the single variable, then the inputs of the multiplexers are C, C', 1 and 0. By this method any logical expression can be implemented.

In general, a Boolean expression of (n+1) variables can be implemented using a multiplexer with 2ⁿ inputs.

1. Implement the following boolean function using

4: 1 multiplexer,

F (A, B, C) =
$$\sum$$
m (1, 3, 5, 6). Solution:
Variables, n= 3 (A, B, C) Select lines=
n-1 = 2 (S₁, S₀) 2ⁿ⁻¹ to MUX i.e., 2² to
1 = 4
to 1 MUX
Input lines= 2ⁿ⁻¹ = 2² = 4 (D₀, D₁, D₂, D₃)

Implementation table:

Apply variables A and B to the select lines. The procedures for implementing the function are:


i. List the input of the multiplexer

ii. List under them all the minterms in two rows as shown below.

The first half of the minterms is associated with A' and the second half with A. The given function is implemented by circling the minterms of the function and applying the following rules to find the values for the inputs of the multiplexer.

- 1. If both the minterms in the column are not circled, apply 0 to the corresponding input.
- 2. If both the minterms in the column are circled, apply 1 to the corresponding input.
- 3. If the bottom minterm is circled and the top is not circled, apply C to the input.4.If the top minterm is circled and the bottom is not circled, apply C' to the input.


	\mathbf{D}_0	D ₁	\mathbf{D}_2	D ₃
$\overline{\mathbf{c}}$	Ö.	1	2	3
С	4	3	6	7
	0	Ĩ	C	C



2. $F(x, y, z) = \sum m(1, 2, 6, 7)$ Solution:

Implementation table:

	D ₀	D ₁	D ₂	D ₃
Z	0	1	2	3
Z	4	5	6	7
4	0	Z	1	Z



3. F (A, B, C) = \sum m (1, 2, 4, 5) <u>Solution</u>:


Variables, n= 3 (A, B, C) Select lines= n-1 = 2 ($\mathbf{S_1}$, $\mathbf{S_0}$) 2^{n-1} to MUX i.e., 2^2 to 1 = 4 to 1 MUX

Input lines= $2^{n-1} = 2^2 = 4$ ($\mathbf{D_0}$, $\mathbf{D_1}$, $\mathbf{D_2}$, $\mathbf{D_3}$) <u>Implementation</u>

table:

	D ₀	D ₁	D ₂	D ₃
$\overline{\mathbf{c}}$	Ö	1	2	3
С	4	3	6	7
154	C	1	c	0

Multiplexer Implementation:



4.
$$F(P, Q, R, S) = \sum_{m \in \mathbb{Z}} m(0, 1, 3, 4, 8, 9, 15)$$


Solution:

Variables, n=4 (P, Q, R, S) Select lines= n-1=3 (S₂, S₁, S₀)

$$2^{n-1}$$
 to MUX i.e., 2^3 to $1 = 8$ to 1 MUX
Input lines= $2^{n-1} = 2^3 = 8$ (**D₀**, **D₁**, **D₂**, **D₃**, **D₄**, **D₅**, **D₆**, **D₇**)

Implementation table:

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
s	0	1	2	(3)	4	5	6	7
S	8	9	10	11	12	13	14	(15)
	1	1	0	s	$\overline{\mathbf{S}}$	0	0	S



5. Implement the Boolean function using 8: 1 and also using 4:1 multiplexer F (A, B, C, D) = \sum m (0, 1, 2, 4, 6, 9, 12, 14)

Solution:

Variables, n= 4 (A, B, C, D) Select

lines= n-1 = 3 (S₂, S₁, S₀)

 2^{n-1} to MUX i.e., 2^3 to 1 = 8 to 1 MUX


Input lines= $2^{n-1} = 2^3 = 8$ (**D**₀, **D**₁, **D**₂, **D**₃, **D**₄, **D**₅, **D**₆, **D**₇)

Implementation table:


	\mathbf{D}_0	D ₁	D ₂	D ₃	D ₄	D 5	D ₆	D ₇
$\overline{\mathbf{D}}$	0	1	2	3	4	5	6	7
D	8	9	10	11	(12)	13	(14)	15
34	$\overline{\mathbf{D}}$	1	$\overline{\mathrm{D}}$	0	1	0	1	0

Multiplexer Implementation (Using 8: 1 MUX):

OBSERVE OPTIMIZE OUTSPREAD



Using 4: 1 MUX:



6. $F(A, B, C, D) = \sum_{m \in A} m(1, 3, 4, 11, 12, 13, 14, 15)$

GITAL SYSTEM DESIGN

Solution:

lines=
$$n-1 = 3$$
 (S₂, S₁, S₀)


$$2^{n-1}$$
 to MUX i.e., 2^3 to $1 = 8$ to 1 MUX

Input lines=
$$2^{n-1} = 2^3 = 8$$
 (**D**₀, **D**₁, **D**₂, **D**₃, **D**₄, **D**₅, **D**₆, **D**₇)

<u>Implementation table</u>:

	\mathbf{D}_0	D ₁	\mathbf{D}_2	D ₃	D ₄	D 5	D ₆	D ₇
$\overline{\mathbf{D}}$	0	1	2	(3)	4	5	6	7
D	8	9	10	(11)	(12)	(13)	(14)	(15)
13/	0	$\overline{\mathbf{D}}$	0	1	1	D	D	D

Multiplexer Implementation:



7. Implement the Boolean function using 8: 1 multiplexer.

$$F(A, B, C, D) = A'BD' + ACD + B'CD + A'C'D.$$

Solution:

Convert into standard SOP form,

$$= A'BD'(C'+C) + ACD(B'+B) + B'CD(A'+A) + A'C'D(B'+B)$$


$$= A'BC'D' + A'BCD' + \underline{AB'CD} + ABCD + A'B'CD + \underline{AB'CD} + A'B'C'D + \underline{A'BC'D} + \underline{A'B'CD} + \underline{A'B'C$$

$$= m4 + m6 + m11 + m15 + m3 + m1 + m5$$

$$= \sum m (1, 3, 4, 5, 6, 11, 15)$$

Implementation table:

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
$\overline{\mathbf{D}}$	0	1	2	(3)	4	(5)	6	7
D	8	9	10	(11)	12	13	14	(15)
	0	$\overline{\mathbf{D}}$	0	1	$\overline{\mathrm{D}}$	$\overline{\mathbf{D}}$	$\overline{\mathbf{D}}$	D



8. Implement the Boolean function using 8: 1 multiplexer.

$$F(A, B, C, D) = AB'D + A'C'D + B'CD' + AC'D.$$

Solution:


Convert into standard SOP form,

- = AB'D(C'+C) + A'C'D(B'+B) + B'CD'(A'+A) + AC'D(B'+B)
- $= \underline{AB'C'D} + AB'CD + A'B'C'D + A'BC'D + A'B'CD' + AB'CD' + \underline{AB'C'D} + ABC'D = AB'C'D$
- m11+ m1+ m5+m2+ m10+ m13
- $=\sum m (1, 2, 5, 9, 10, 11, 13).$

Implementation Table:

	\mathbf{D}_0	D ₁	D ₂	D ₃	D_4	D ₅	D ₆	D ₇
D	0	1	2	3	4	(3)	6	7
D	8	9	10	(11)	12	(13)	14	15
	0	1	1	D	0	1	0	0

Multiplexer Implementation:



9. Implement the Boolean function using 8: 1 and also using 4:1 multiplexer \mathbf{F} (w, \mathbf{x} , \mathbf{y} , \mathbf{z}) = $\sum \mathbf{m}$ (1, 2, 3, 6, 7, 8, 11, 12, 14)

Solution:

Variables, n=4 (w, x, y, z)

Select lines= n-1 = 3 (S_2 , S_1 ,


 S_0

$$2^{n-1}$$
 to MUX i.e., 2^3 to $1 = 8$ to 1 MUX
Input lines= $2^{n-1} = 2^3 = 8$ (**D**₀, **D**₁, **D**₂, **D**₃, **D**₄, **D**₅, **D**₆, **D**₇)


Implementation table:

	\mathbf{D}_0	D ₁	D ₂	D ₃	D ₄	D 5	D ₆	D ₇
Z	0	1	2	(3)	4	5	6	7
z	8	9	10	(11)	12	13	(14)	15
150	z	z	z	1	Z	0	1	z

Multiplexer Implementation (Using 8:1 MUX):



(Using 4:1 MUX):



10. Implement the Boolean function using 8: 1 multiplexer

$$F(A, B, C, D) = \prod m (0, 3, 5, 8, 9, 10, 12, 14)$$
 Solution:

Variables, n= 4 (A, B, C, D) Select OPTIMIZE OUTSPREA


lines= n-1 = 3 (S₂, S₁, S₀)

 2^{n-1} to MUX i.e., 2^3 to 1 = 8 to 1 MUX

Input lines= $2^{n-1} = 2^3 = 8$ (**D**₀, **D**₁, **D**₂, **D**₃, **D**₄, **D**₅, **D**₆, **D**₇)

Implementation table:

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
$\overline{\mathbf{D}}$	0	1	2	3	4	5	6	7
D	8	9	10	(11)	12	(13)	14	(15)
434	0	$\overline{\mathbf{D}}$	$\overline{\mathbf{D}}$	D	$\overline{\mathbf{D}}$	D	$\overline{\mathrm{D}}$	1



11. Implement the Boolean function using 8: 1 multiplexer

$$F(A, B, C, D) = \sum m (0, 2, 6, 10, 11, 12, 13) + d (3, 8, 14)$$

Solution:

Variables, n= 4 (A, B, C, D) Select


lines=
$$n-1 = 3$$
 (S_2 , S_1 , S_0)

$$2^{n-1}$$
 to MUX i.e., 2^3 to $1 = 8$ to 1 MUX

Input lines=
$$2^{n-1} = 2^3 = 8$$
 (**D**₀, **D**₁, **D**₂, **D**₃, **D**₄, **D**₅, **D**₆, **D**₇)

Implementation Table:


	\mathbf{D}_0	D_1	\mathbf{D}_2	D ₃	D_4	D 5	D ₆	D ₇
$\overline{\mathbf{D}}$	0	1	2	(3)	4	5	6	7
D	8	9	(10)	(11)	(12)	(13)	14	15
	1	0	1	1	D	D	1	0



12. An 8×1 multiplexer has inputs A, B and C connected to the selection inputs S_2 , S_1 , and S_0 respectively. The data inputs I_0 to I_7 are as follows $I_1=I_2=I_7=0$; $I_3=I_5=1$; $I_0=I_4=D$ and $I_6=D'$.

Determine the Boolean function that the multiplexer implements.

Multiplexer Implementation:



OBSERVE OPTIMIZE OUTSPREAD

Implementation table:

	\mathbf{I}_0	\mathbf{I}_1	I ₂	I ₃	\mathbf{I}_4	I_5	\mathbf{I}_{6}	I ₇
$\overline{\mathbf{D}}$	0	1	2	(3)	4	(5)	6	7
D	8	9	10	(11)	12	(13)	14	15
	D	0	0	1	D	1	$\overline{\mathbf{D}}$	0

 $F(A, B, C, D) = \sum m(3, 5, 6, 8, 11, 12, 13).$

DEMULTIPLEXER:

Demultiplex means one into many. Demultiplexing is the process of taking information from one input and transmitting the same over one of several outputs.

A demultiplexer is a combinational logic circuit that receives information on a single input and transmits the same information over one of several (2n) output lines.




Fig: 2.34 - Block diagram of demultiplexer

The block diagram of a demultiplexer which is opposite to a multiplexer in its operation is shown above. The circuit has one input signal, _n' select signals and 2ⁿ output signals. The select inputs determine to which output the data input will be connected. As the serial data is changed to parallel data, i.e., the input caused to appear on one of the n output lines, the demultiplexer is also called a —data distributer or a —serial-to-parallel converter.

1-to-4 Demultiplexer:

A 1-to-4 demultiplexer has a single input, $\mathbf{D_{in}}$, four outputs ($\mathbf{Y_0}$ to $\mathbf{Y_3}$) and two select inputs ($\mathbf{S_1}$ and $\mathbf{S_0}$).




Fig: 2.35 - Logic Symbol

The input variable D_{in} has a path to all four outputs, but the input information is directed to only one of the output lines. The truth table of the 1-to-4 demultiplexer is shown below. Truth table of 1-to-4 demultiplexer

Е	S1	S0	Di	Y	Y	Y	Y3
nable			n	0	1	2	
0	X	X	X	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	1

ROHINI COLLEGE OF ENGINEERING AND TECHNOLOGY

From the truth table, it is clear that the data input, D_{in} is connected to the output Y_0 , when S_1 = 0 and S_0 = 0 and the data input is connected to output Y_1 when S_1 = 0 and S_0 = 1. Similarly, the data input is connected to output Y_2 and Y_3 when S_1 = 1 and S_0 = 0 and when S_1 = 1 and S_0 = 1, respectively. Also, from the truth table, the expression for outputs can be written as follows,

OBSERVE OPTIMIZE OUTSPREAD

Y0=

S1'S0'Din

Y1=

S1'S0Din

Y2=

S1S0'Din

Y3=

S1S0Din




Fig: 2.36 - Logic diagram of 1-to-4 demultiplexer

Now, using the above expressions, a 1-to-4 demultiplexer can be implemented using four 3-input AND gates and two NOT gates. Here, the input data line D_{in} , is connected to all the AND gates. The two select lines S_1 , S_0 enable only one gate at a time and the data that appears on the input line passes through the selected gate to the associated output line.

1-to-8 Demultiplexer:

A 1-to-8 demultiplexer has a single input, $\mathbf{D_{in}}$, eight outputs ($\mathbf{Y_0}$ to $\mathbf{Y_7}$) and three select inputs ($\mathbf{S_2}$, $\mathbf{S_1}$ and $\mathbf{S_0}$). It distributes one input line to eight output lines based on the select inputs. The truth table of 1-to-8 demultiplexer is shown below.

OBSERVE OPTIMIZE OUTSPREAD

Di	S2	S1	S0	Y	Y	Y	Y	Y	Y2	Y	Y
n				7	6	5	4	3		1	0
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	<u> </u>	1	1	0	0	0	0	0	0	0

Truth table of 1-to-8 demultiplexer

From the above truth table, it is clear that the data input is connected with one of the eight outputs based on the select inputs. Now from this truth table, the expression for eight outputs can be written as follows:

Y2= S2'S1S0'Din Y6= S2

S1S0'Din Y3= S2'S1S0Din Y7=

S2S1S0Din

Now using the above expressions, the logic diagram of a 1-to-8 demultiplexer can be drawn as shown below. Here, the single data line, D_{in} is connected to all the eight AND gates, but only one of the eight AND gates will be enabled by the select input lines. For example, if $S_2S_1S_0=000$, then only AND gate-0 will be enabled and thereby the data input, D_{in} will appear at Y_0 . Similarly, the different combinations of the select inputs, the input D_{in} will appear at the respective output.





Fig: 2.37 - Logic diagram of 1-to-8 demultiplexer

1. Design 1:8 demultiplexer using two 1:4 DEMUX.





2. Implement full subtractor using demultiplexer.

1000000	Input s		Output s			
A	В	Bi n	Difference(D)	Borrow(Bout		
0	0	0	0	0		
0	0	U-4M, 1	CANYAICU	1		
0	1	0	1	1		
0	OBSERV	E OPTIM	UZE OUTSPR	EAD 1		
1	-0	0	1	0		
1	0	1	0	0		
1	1	0	0	0		
1	1	1	1	1		

