## EC 3352 - DIGITAL SYSTEM DESIGN

## UNIT - II : COMBINATIONAL LOGIC CIRCUITS

### 2.5 DECODER AND SEGMENT DISPLY DECODER

A decoder is a combinational circuit that converts binary information from $n n^{6}$ input lines to a maximum of $2^{2^{\mathrm{n}} \text { c }}$ unique output lines. The general structure of decoder circuit is -


Fig : 2.24-General structure of decoder
The encoded information is presented as $n^{6}$ inputs producing $2^{2^{6}}$ possible outputs. The $2^{n}$ output values are from 0 through $2^{n}-1$. A decoder is provided with enable inputs to activate decoded output based on data inputs. When any one enable input is unasserted, all outputs of decoder are disabled.

## Binary Decoder ( 2 to 4 decoder):

A binary decoder has $\mathrm{n}^{-}$bit binary input and a one activated output out of $2^{\mathrm{n}}$ outputs. A binary decoder is used when it is necessary to activate exactly one of $2^{n}$ outputs based on an n-bit input value.


Fig : 2.25 - 2 -to- 4 Line decoder

Here the 2 inputs are decoded into 4 outputs, each output representing one of the minterms of the two input variables.

| Input <br> s |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable | $\mathbf{A}$ | B | Y3 | Y2 | Y1 | Y0 |  |  |
| 0 | x | x | 0 | 0 | 0 | 0 |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |  |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |

As shown in the truth table, if enable input is $1(\mathrm{EN}=1)$ only one of the outputs $\left(\mathrm{Y}_{0}-\right.$ $Y_{3}$ ), is active for a given input.

The output $\mathrm{Y}_{0}$ is active, ie., $\mathrm{Y}_{0}=1$ when inputs $\mathrm{A}=\mathrm{B}=0$,
$\mathrm{Y}_{1}$ is active when inputs, $\mathrm{A}=0$ and $\mathrm{B}=1$,
$Y_{2}$ is active, when input $A=1$ and $B=0, Y_{3}$
is active, when inputs $\mathrm{A}=\mathrm{B}=1$.

## 3-to-8 Line Decoder:

A 3-to-8 line decoder has three inputs ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ ) and eight outputs $\left(\mathrm{Y}_{0^{-}} \mathrm{Y}_{7}\right)$. Based on the 3 inputs one of the eight outputs is selected.

The three inputs are decoded into eight outputs, each output representing one of the minterms of the 3 -input variables. This decoder is used for binary-to-octal conversion. The input variables may represent a binary number and the outputs will represent the eight digits in the octal number system. The output variables are mutually exclusive because only one output can be equal to 1 at any one time. The output line whose value is equal to 1 represents the minterm equivalent of the binary number presently available in the input lines.

| Input |  |  | Output |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{s}$ |  |  | $\mathbf{B}$ | C | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 |  |
| A | Y6 | Y7 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |



Fig : 2.26-3-to-8 line decoder

## BCD to 7-Segment Display Decoder:

A seven-segment display is normally used for displaying any one of the decimal digits, 0 through 9. A BCD-to-seven segment decoder accepts a decimal digit in BCD and generates the corresponding seven-segment code.


Each segment is made up of a material that emits light when current is passed through it. The segments activated during each digit display are tabulated as -


## OssEMVE OPTMME OUHPREAD

| 4 |  | $\mathrm{b}, \mathrm{c}, \mathrm{f}, \mathrm{g}$ |
| :---: | :---: | :---: |
| 5 | $\overline{\mathrm{f}} \overline{\mathrm{~g}}$ | $\mathrm{a}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |
| 6 |  | $\mathrm{a}, \mathrm{c}, \mathrm{d}, \mathrm{e}, \mathrm{f}, \mathrm{g}$ |
| 7 |  | $\mathrm{a}, \mathrm{b}, \mathrm{c}$ |
| 8 | $\begin{aligned} & \mathrm{a} \\ & \mathrm{f} \\ & \mathrm{~g} \\ & \mathrm{e} \\ & \mathrm{~d} \\ & \mathrm{~d} \\ & \mathrm{c} \end{aligned}$ | $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e}, \mathrm{f}, \mathrm{g}$ |
| 9 | $\left.\left.f\right\|_{\underset{\mathrm{d}}{\mathrm{a}}} ^{\mathrm{d}}\right\|^{\mathrm{b}}$ | $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |


|  | BCD code |  |  |  |  | 7-Segment code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digi <br> $\mathbf{t}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ | $\mathbf{d}$ | $\mathbf{e}$ | $\mathbf{f}$ | $\mathbf{g}$ |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 2 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |  |
| 3 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 5 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |
| 7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 8 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  |

## K-map Simplification:


For (c)

$$
b=B^{\prime}+C^{\prime} D^{\prime}+C D
$$


For (g) $f=A+C^{\prime} D^{\prime}+B C^{\prime}+B D^{\prime}$

|  |  |  | (g) |  |
| :---: | :---: | :---: | :---: | :---: |
| $A B{ }^{C D}$ |  | 01 | 11 | 10 |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 1 | 1 | 0 | 1 |
| 11 | x | X | X | X |
| 10 | 1 | 1 | X | x |

## Applications of decoders:

1. Decoders are used in counter system.
2. They are used in analog to digital converter.
3. Decoder outputs can be used to drive a display system.

## ENCODERS AND PRIOPRITY ENCODER :

An encoder is a digital circuit that performs the inverse operation of a decoder. Hence, the opposite of the decoding process is called encoding. An encoder is a combinational circuit that converts binary information from $2^{n}$ input lines to a maximum of $n^{\prime}$ unique output lines. The general structure of encoder circuit is -


Fig : 2.27-General structure of Encoder
It has $2^{\mathrm{n}}$ input lines, only one which 1 is active at any time and $n^{`}$ © output lines. It encodes one of the active inputs to a coded binary output with $=^{6}$ bits. In an encoder, the number of outputs is less than the number of inputs.

## Octal-to-Binary Encoder:

It has eight inputs (one for each of the octal digits) and the three outputs that generate the corresponding binary number. It is assumed that only one input has a value of 1 at any given time.

| Input |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | A | B | C |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |

The encoder can be implemented with OR gates whose inputs are determined directly from the truth table. Output z is equal to 1 , when the input octal digit is 1 or 3 or 5 or 7. Output y is 1 for octal digits $2,3,6$, or 7 and the output is 1 for digits $4,5,6$ or 7 . These conditions can be expressed by the following output Boolean functions:

$$
\begin{aligned}
& \mathrm{z}=\mathrm{D}_{1}+\mathrm{D}_{3}+\mathrm{D}_{5}+\mathrm{D}_{7} \\
& \mathbf{y}=\mathrm{D}_{2}+\mathrm{D}_{3}+\mathrm{D}_{6}+\mathrm{D}_{7} \mathrm{x}=\mathrm{D}_{4}+ \\
& \mathbf{D}_{5}+\mathrm{D}_{6}+\mathrm{D}_{7}
\end{aligned}
$$

The encoder can be implemented with three OR gates. The encoder defined in the below table, has the limitation that only one input can be active at any given time. If two inputs are active simultaneously, the output produces an undefined combination.

For eg., if $D_{3}$ and $D_{6}$ are 1 simultaneously, the output of the encoder may be 111 . This does not represent either $D_{6}$ or $D_{3}$. To resolve this problem, encoder circuits must establish an input priority to ensure that only one input is encoded. If we establish a higher priority for inputs with higher subscript numbers and if $D_{3}$ and $D_{6}$ are 1 at the same time, the output will be 110 because $\mathrm{D}_{6}$ has higher priority than $\mathrm{D}_{3}$.


Fig : 2.28-Octal-to-Binary Encoder

Another problem in the octal-to-binary encoder is that an output with all 0 's is generated when all the inputs are 0 ; this output is same as when $D_{0}$ is equal to 1 . The discrepancy can be resolved by providing one more output to indicate that atleast one input is equal to 1 .

## Priority Encoder:

A priority encoder is an encoder circuit that includes the priority function. In priority encoder, if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

In addition to the two outputs x and y , the circuit has a third output, V (valid bit indicator). It is set to 1 when one or more inputs are equal to 1 . If all inputs are 0 , there is no valid input and V is equal to 0 .

The higher the subscript number, higher the priority of the input. Input $\mathrm{D}_{3}$, has the highest priority. So, regardless of the values of the other inputs, when $D_{3}$ is 1 , the output for xy is 11 .
$D_{2}$ has the next priority level. The output is 10 , if $D_{2}=1$ provided $D_{3}=0$. The output for $D_{1}$ is generated only if higher priority inputs are 0 , and so on down the priority levels.

## Truth table:

| Input |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | $\mathbf{x}$ | $\mathbf{y}$ | V |  |
| 0 | 0 | 0 | 0 | x | x | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| x | 1 | 0 | 0 | 0 | 1 | 1 |  |
| x | x | 1 | 0 | 1 | 0 | 1 |  |


| x | x | x | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Although the above table has only five rows, when each don't care condition is replaced first by 0 and then by 1 , we obtain all 16 possible input combinations. For example, the third row in the table with X100 represents minterms 0100 and 1100. The don't care condition is replaced by 0 and 1 as shown in the table below.

## Modified Truth table:



## K-map Simplification:



The priority encoder is implemented according to the above Boolean functions.



