

## NON IDEAL IV CHARACTERISTICS

The non-ideal  $I_v$  effect include the following:-

- 1) Velocity saturation & mobility degradation.
- 2) Channel length modulation
- 3) Body effect
- 4) Sub threshold condition
- 5) Junction Leakage
- 6) Tunneling
- 7) Temperature dependence
- 8) Geometry Dependence.

**Velocity saturation and mobility degradation:-**

- Carrier drift velocity and current increase linearly with the lateral field  $E_{lat} = V_{ds}/L$  between source and drain.
- At high field strength, drift velocity roll off due to carrier scattering and usually saturates at  $V_{sat}$ .
- Without velocity saturation the saturation current is

$$I_{ds} = \mu C_0 \times \frac{W}{L} \frac{(V_{gs} - V_{ds})^2}{2}$$

- If the transistor is completely velocity saturated  $V = V_{sat}$  and saturation current become

- $I_{ds} = C_0 \times W (V_{gs} - V_t) V_{sat}$  without velocity saturation

$$I_{ds} = \begin{cases} 0 & ; V_{gs} < V_t \quad \text{cut off} \\ I_{dsat} = V_{ds} & ; V_{ds} < V_{dsat} \quad \text{linear} \\ I_{dsat} & ; V_{ds} > V_{dsat} \quad \text{saturation.} \end{cases}$$

Where

$$I_{dsat} = \frac{\beta}{2} (V_{gs} - V_t)^2 V_{dsat} = \frac{\beta}{2} (V_{gs} - V_t)^2 \frac{V_{ds}}{2}$$

- As channel length becomes shorter, the lateral field increases and transistors become more velocity saturated, and the supply voltage is held constant.


### Channel Length Modulation:-

- Ideally  $I_{ds}$  is independent of  $V_{ds}$  in saturation.
- The reverse biased p-n junction between the drain and body forms a depletion region with a width  $L_d$  that increases with  $V_{db}$ .
- The depletion region effectively shortens the channel length to  $L_{eff} = L - L_d$ .
- Imagine that the source voltage is close to the body voltage. Increasing  $V_{ds}$  decreases the effective channel length. Shorter length results in higher current. Thus  $I_{ds}$  increases with  $V_{ds}$  in saturation as shown below.

In saturation region

Where  $\lambda$  = Channel length modulation factor

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2 (1 + \lambda V_{ds})$$



Transistor has four terminals named gate, source, drain and body. The potential difference between the source and body  $V_{sb}$  affects the threshold voltage.

$$V_t = V_{t0} + \gamma \left( \sqrt{p_s + V_{sb}} - \sqrt{\phi_s} \right)$$

Where

$V_{t0}$  = Threshold Voltage when the source is at the body potential

$\phi_s$  = Surface Potential at threshold =  $2vT \ln \frac{N_d}{N_i}$

$V_{sb}$  = Potential difference between the source and body.

#### Sub threshold condition:

- Ideally current flows from source to drain when  $V_{gs} > V_t$ . In real transistor, current does not abruptly cut off below threshold, but rather drops off exponentially as

$$I_{ds} = I_{dso} e^{\frac{V_{gs} - V_t}{V_t}} [1 - e^{-\frac{V_{ds}}{V_t}}]$$

This is also called as leakage and often this results in underwired current when a transistor is normally OFF.  $I_{dso}$  is the current at threshold and is dependent on process and device geometry

#### Applications:-

- This is used in very low power analog circuit
- This is used in dynamic circuits and OR AM

#### Advantage:

- Leakage increases exponentially as  $V_t$  decreases or as temperature rises.

#### Disadvantages:

- It becomes worse by drain induced barrier lowering in which a positive  $V_{ds}$  effectively reduces  $V_t$ . This effect is especially pronounced in short channel transistors.

#### Junction Leakage:


- The P-n junction between diffusion and the substrate or well form diodes are shown below.
- The substrate and well are tied to GND or  $V_{DD}$  to ensure that these diodes remain reverse biased.

The reverse biased diodes still conduct a small amount of current  $I_o$ .  $I_D = I_s [ e^{\frac{V_D}{V_T}} - 1 ]$

Where

$I_D$  = diode current

$I_s$  = diode reverse- biased saturation current that depends on doping levels and on the area and perimeter of the diffusion region.



**Figure 1.3.1 : Junction Leakage**

[Source: Sung-Mo kang, Yusuf leblebici, Chulwoo Kim —CMOS Digital Integrated Circuits:Analysis & Design...]

### **Tunneling :**

Based on quantum mechanics, we see that there is a finite probability that carriers will tunnel through the gate oxide. This results in gate leakage current flowing into the gate. The probability of tunnelling drops off exponentially with oxide thickness.

- Large tunnelling currents impact not only dynamic nodes but also quiescent power consumption and thus may limit oxide thickness.
- Tunnelling can purposely be used to create electrically erasable memory devices. Different dielectrics may have different tunnelling properties.

### **Temperature Dependence:**

Temperature influences the characteristics of transistors. Carrier mobility decreases with temperature.

$$\mu(T) = \mu(T_r) \left( \frac{T}{T_r} \right)^{-k} \mu(T_r)$$

- Junction leakage increases with temperature because  $I_s$  is strongly temperature dependent. The combined temperature effect is shown below.


Where on current decreases and OFF current increases with temperature.

The figure below shows how the On current  $I_{dsat}$  decreases with temperature.

Circuit performance is worst at high temperature, called negative temperature

coefficient.

- Circuit performance can be improved by cooling. Natural convection, fans with heat sink, water cooling thin film refrigerators, and liquid nitrogen can be used as cooling.



**Figure 1.3.2 : Temperature Dependence**

[Source: Sung-Mo kang, Yusuf leblebici, Chulwoo Kim —CMOS Digital Integrated Circuits:Analysis & Design....]

**Advantages of Operating at low temperature:**

- 1) velocity saturation occurs at higher fields providing more current.
- 2) For high mobility, power is saved.
- 3) Wider depletion region results in less junction capacitance.

**Geometry Dependence:**

- The layout designer draws transistors with width and length  $W_{drawn}$  and  $L_{drawn}$ . The actual gate dimensions may differ by factors  $X_w$  and  $X_L$ .
- The source and drain tends to diffuse later under the gate by  $L_D$ , producing a shorter effective between source and drain.

$$L_{eff} = L_{drawn} + X_L - 2L_D$$

$$W_{eff} = W_{drawn} + X_W - 2W_D$$


Long transistors experience less channel length modulation. In a process below  $0.25 \mu m$  the effective length of the transistor depends on the orientation of the transistor.

**Ideal I-V Characteristics Of a Nmos and Pmos Device**

MOS transistors have three regions of operation:

- \_ Cutoff or subthreshold region
- \_ Linear region
- \_ Saturation region

The current and voltage (I-V) for an nMOS transistor in each of these regions. The model assumes that the channel length is long enough that the lateral electric field (the field between source and drain) is relatively low, which is no longer the case in nanometer devices. This model is variously known as the *long-channel, ideal, first-order*, or *Shockley* model. Subsequent sections will refine the model to reflect high fields, leakage, and other nonidealities. The long-channel model assumes that the current through an OFF transistor is 0. When a transistor turns ON ( $V_{gs} > V_t$ ), the gate attracts carriers (electrons) to form a channel. The electrons drift from source to drain at a rate proportional to the electric field between these regions. Thus, we can compute currents if we know the amount of charge in the channel and the rate at which it moves. We know that the charge on each plate of a capacitor is  $Q = CV$ . Thus, the charge in the channel  $Q_{channel}$  is

$$Q_{channel} = C_g(V_{gs} - V_t)$$


Average gate to channel potential:  
 $V_{gc} = (V_{gs} + V_{gd})/2 = V_{gs} - V_{ds}/2$

**Figure 1.3.3: Ideal I-V Characteristics**

[Source: Sung-Mo kang, Yusuf leblebici, Chulwoo Kim —CMOS Digital Integrated Circuits:Analysis & Design...]

where  $C_g$  is the capacitance of the gate to the channel and  $V_{gc} - V_t$  is the amount of voltage attracting charge to the channel beyond the minimum required to invert from p to n. The gate voltage is referenced to the channel, which is not grounded. If the source is at  $V_s$  and the drain is at  $V_d$ , the average is  $V_c = (V_s + V_d)/2 = V_s + V_{ds}/2$ . Therefore, the mean difference between the gate and channel potentials  $V_{gc}$  is  $V_g - V_c = V_{gs} - V_{ds}$  as shown in Figure.

We can model the gate as a parallel plate capacitor with capacitance proportional to area

over thickness. If the gate has length  $L$  and width  $W$  and the oxide thickness is  $t_{ox}$ , as shown in below Figure, the capacitance is

$$C_g = \epsilon_0 \epsilon_{ox} (WL/t_{ox}) = C_{ox} WL$$

where  $\epsilon_0 \epsilon_{ox}$  is the permittivity of free space,  $8.85 \times 10^{-14}$  F/cm, and the permittivity of SiO<sub>2</sub> is  $k_{ox} = 3.9$  times as great. Often, the  $\epsilon_{ox}/t_{ox}$  term is called  $C_{ox}$ , the capacitance per unit area of the gate oxide.

Each carrier in the channel is accelerated to an average velocity,  $v$ , proportional to the lateral electric field, i.e., the field between source and drain. The constant of proportionality  $\mu$  is called the *mobility*.

$$v = \mu E$$

The time required for carriers to cross the channel is the channel length divided by the carrier velocity:  $L/v$ . Therefore, the current between source and drain is the total amount of charge in the channel divided by the time required to cross

$$\begin{aligned} I_{ds} &= \frac{Q_{channel}}{L/v} \\ &= \mu C_{ox} \frac{W}{L} (V_{gs} - V_t - V_{ds}/2) V_{ds} \\ &= \beta (V_{GT} - V_{ds}/2) V_{ds} \\ \beta &= \mu C_{ox} \frac{W}{L}; \quad V_{GT} = V_{gs} - V_t \end{aligned}$$

The term  $V_{gs} - V_t$  arises so often that it is convenient to abbreviate it as  $V_{GT}$ .


$$K' = \mu C_{ox}$$

If  $V_{ds} > V_{dsat}$   $V_{GT}$ , the channel is no longer inverted in the vicinity of the drain; we say it is pinched off. Beyond this point, called the *drain saturation voltage*, increasing the drain voltage has no further effect on current. Substituting  $V_{ds} = V_{dsat}$  at this point of maximum current in above eqn, we find an expression for the saturation current that is independent of  $V_{ds}$ .

$$I_{ds} = (\beta/2) V_{GT}^2$$

This expression is valid for  $V_{gs} > V_t$  and  $V_{ds} > V_{dsat}$ . Thus, long-channel MOS transistors are said to exhibit *square-law behavior* in saturation. Two key figures of merit for a transistor are  $I_{on}$  and  $I_{off}$ .  $I_{on}$  (also called  $I_{dsat}$ ) is the ON current,  $I_{ds}$ , when  $V_{gs} = V_{ds} = V_{DD}$ .  $I_{off}$  is the OFF current when  $V_{gs} = 0$  and  $V_{ds} = V_{DD}$ . According to

Below fig shows the I-V characteristics for the transistor. According to the first-order model, the current is zero for gate voltages below  $V_t$ . For higher gate voltages, current increases linearly with  $V_{ds}$  for small  $V_{ds}$ . As  $V_{ds}$  reaches the saturation point  $V_{dsat} = V_{GS} - V_t$ , current rolls off and eventually becomes independent of  $V_{ds}$  when the transistor is saturated. We will later see that the Shockley model overestimates current at high voltage because it does not account for mobility degradation and velocity saturation caused by the high electric fields.



**Figure 1.3.4 :I-V Characteristics**

[Source: Sung-Mo kang, Yusuf leblebici, Chulwoo Kim —CMOS Digital Integrated Circuits:Analysis & Design, ...]