## EC 3352 - DIGITAL SYSTEM DESIGN

## UNIT - III : SYNCHRONOUS SEOUENTIAL CIRCUITS

### 3.4 SYNCHRONOUS COUNTERS

Flip-Flops can be connected together to perform counting operations. Such a group of Flip- Flops is counter. The number of Flip- used and the way in a
which they are connected determine the number of states (called the modulus) and also the specific sequence of states that the counter goes through during each complete cycle.

Counters are classified into two broad categories according to the way they are clocked:
\$ Asynchronous counters, Synchronous
counters.
In asynchronous (ripple) counters, the first Flip-Flop is clocked by the external clock pulse and then each successive Flip-Flop is clocked by the output of the preceding Flip-Flop.

In synchronous counters, the clock input is connected to all of the Flip-Flops so that they are clocked simultaneously. Within each of these two categories, counters
are classified primarily by the type of sequence, the number of states, or the number of Flip-Flops in the counter.

The term 'synchronous' refers to events that have a fixed time relationship with other. In synchronous counter, the clock pulses are each
applied to all Flip- Flops simultaneously. Hence there is minimum propagation delay.

Table : 3.3 - Difference between Asynchronous and synchronous Counter

| S.N <br> o | Asynchronous (ripple) <br> counter | Synchronous counter |
| :---: | :--- | :--- |
| 1 | All the Flip-Flops are not <br> clocked simultaneously. | All the Flip-Flops are clocked <br> simultaneously. |
| 2 | The delay times of <br> allFlip- Flops are <br> added. Therefore <br> there is considerable <br> propagation delay. | There is minimum propagation <br> delay. |
| 3 | Speed of operation is low | Speed of operation is high. |
| 4 | Logic circuit is very simple | Design involves complex logic <br> circuit |


|  | even for more number of <br> states. | as number of state increases. |
| :---: | :--- | :--- |
| 5 | Minimum numbers of logic <br> devices are needed. | The number of logic devices is more <br> than ripple counters. |
| 6 | Cheaper than synchronous <br> counters. | Costlier than ripple counters. |

## Bit Synchronous Binary Counter

In this counter the clock signal is connected in parallel to clock inputs of both the Flip-Flops $\left(\mathrm{FF}_{0}\right.$ and $\left.\mathrm{FF}_{1}\right)$. The output of $\mathrm{FF}_{0}$ is connected to $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs of the second Flip-Flop $\left(\mathrm{FF}_{1}\right)$.


Fig : 3.34-2-Bit Synchronous Binary Counter

Assume that the counter is initially in the binary 0 state: i.e., both Flip-Flops are RESET. When the positive edge of the first clock pulse is applied, $\mathrm{FF}_{0}$ will toggle because $\mathrm{J}_{0}=\mathrm{k}_{0}=1$, whereas $\mathrm{FF}_{1}$ output will remain 0 because $\mathrm{J}_{1}=\mathrm{k}_{1}=0$. After the first clock pulse $\mathrm{Q}_{0}=1$ and $\mathrm{Q}_{1}=0$.

When the leading edge of CLK2 occurs, $\mathrm{FF}_{0}$ will toggle and $\mathrm{Q}_{0}$ will go LOW. Since $\mathrm{FF}_{1}$ has a $\operatorname{HIGH}\left(\mathrm{Q}_{0}=1\right)$ on its $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs at the triggering edge of this clock pulse, the Flip-Flop toggles and Q1 goes HIGH. Thus, after CLK2, $\mathrm{Q}_{0}=0$ and $\mathrm{Q}_{1}=1$.

When the leading edge of CLK3 occurs, $\mathrm{FF}_{0}$ again toggles to the SET state $\left(\mathrm{Q}_{0}=1\right)$, and $\mathrm{FF}_{1}$ remains $\operatorname{SET}\left(\mathrm{Q}_{1}=1\right)$ because its $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs are both LOW ( $\mathrm{Q}_{0}=0$ ).

After this triggering edge, $\mathrm{Q}_{0}=1$ and $\mathrm{Q}_{1}=1$.
Finally, at the leading edge of CLK $4, \mathrm{Q}_{0}$ and $\mathrm{Q}_{1}$ go LOW because they both have a toggle condition on their $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs. The counter has now recycled to itsoriginal state, $\mathrm{Q}_{0}=\mathrm{Q}_{1}=0$.


Fig : 3.35-Timing diagram

## 3-Bit Synchronous Binary Counter

A 3 bit synchronous binary counter is constructed with three JK Flip-Flops andan AND gate. The output of $\mathrm{FF}_{0}\left(\mathrm{Q}_{0}\right)$ changes on each clock pulse as the counter progresses from its original state to its final state and then back to its original state. To produce this operation, $\mathrm{FF}_{0}$ must be held in the toggle mode by constant HIGH, on its $\mathrm{J}_{0}$ and $\mathrm{K}_{0}$ inputs.


The output of $\mathrm{FF}_{1}\left(\mathrm{Q}_{1}\right)$ goes to the opposite state following each time $\mathrm{Q}_{0}=1$. This change occurs at CLK2, CLK4, CLK6, and CLK8. The CLK8 pulse causes the counter to recycle. To produce this operation, $Q_{0}$ is connected to the $J_{1}$ and $K_{1}$ inputs
of $\mathrm{FF}_{1}$. When $\mathrm{Q}_{0}=1$ and a clock pulse occurs, $\mathrm{FF}_{1}$ is in the toggle mode and therefore changes state. When $\mathrm{Q}_{0}=0, \mathrm{FF}_{1}$ is in the no-change mode and remains in its present state.

The output of $\mathrm{FF}_{2}\left(\mathrm{Q}_{2}\right)$ changes state both times; it is preceded by the uniquecondition in which both $\mathrm{Q}_{0}$ and $\mathrm{Q}_{1}$ are HIGH . This condition is detected by the AND gate and applied to the $\mathrm{J}_{2}$ and $\mathrm{K}_{2}$ inputs of $\mathrm{FF}_{3}$. Whenever both outputs $\mathrm{Q}_{0}=\mathrm{Q}_{1}=1$, the output of the AND gate makes the $\mathrm{J}_{2}=\mathrm{K}_{2}=1$ and $\mathrm{FF}_{2}$ toggles on the following clock pulse. Otherwise, the $\mathrm{J}_{2}$ and $\mathrm{K}_{2}$ inputs of FF2 are held LOW by the AND gate output, $\mathrm{FF}_{2}$ does not change state.



Fig : 3.37- Timing diagram

## 4-Bit Synchronous Binary Counter

This particular counter is implemented with negative edge-triggered FlipFlops. The reasoning behind the J and K input control for the first three Flip- Flops is the same as previously discussed for the 3-bit counter. For the fourth stage, the Flip- Flop has to change the state when $\mathrm{Q}_{0}=\mathrm{Q}_{1}=\mathrm{Q}_{2}=1$. This condition is decoded by AND gate $\mathrm{G}_{3}$.


Therefore, when $\mathrm{Q}_{0}=\mathrm{Q}_{1}=\mathrm{Q}_{2}=1$, Flip-Flop $\mathrm{FF}_{3}$ toggles and for all other times itis in a no-change condition. Points where the AND gate outputs are HIGH are indicated by the shaded areas.


Fig : 3.39-Timing diagram

## 4-Bit Synchronous Decade Counter: (BCD Counter):

BCD decade counter has a sequence from 0000 to 1001 (9). After 1001 state it must recycle back to 0000 state. This counter requires four Flip-Flops and AND/OR logic as shown below.


Fig : 3.39-4-Bit Synchronous Decade Counter

| CLOCK Pulse | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: |
| Initiall | 0 | 0 | 0 | 0 |
| $y 1$ | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 10 (recycles) | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 0 |  |

xFirst, notice that $\mathrm{FF}_{0}\left(\mathrm{Q}_{0}\right)$ toggles on each clock pulse, so the logic equation for its $\mathrm{J}_{0}$ and $\mathrm{K}_{0}$ inputs is

$$
\mathbf{J}_{0}=\mathbf{K}_{0}=1
$$

This equation is implemented by connecting $\mathrm{J}_{0}$ and $\mathrm{K}_{0}$ to a constant HIGH level. xNext, notice from table, that $\mathrm{FF}_{1}\left(\mathrm{Q}_{1}\right)$ changes on the next clock pulse eachtime $\mathrm{Q} 0=1$ and $\mathrm{Q} 3=0$, so the logic equation for the $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs is

$$
J_{1}=K_{1}=Q_{0} \mathbf{Q}_{3},
$$

This equation is implemented by ANDing $Q_{0}$ and $Q_{3}$ and connecting the gate outputto the $\mathrm{J}_{1}$ and $\mathrm{K}_{1}$ inputs of $\mathrm{FF}_{1}$.
$x$ Flip-Flop $2\left(\mathrm{Q}_{2}\right)$ changes on the next clock pulse each time both $\mathrm{Q}_{0}=\mathrm{Q}_{1}=1$. This requires an input logic equation as follows:

$$
\mathrm{J} 2=\mathrm{K} 2=\mathrm{Q} 0 \mathrm{Q} 1
$$

This equation is implemented by ANDing $Q_{0}$ and $Q_{1}$ and connecting the gate outputto the $\mathrm{J}_{2}$ and $\mathrm{K}_{2}$ inputs of $\mathrm{FF}_{3}$.
xFinally, $\mathrm{FF}_{3}\left(\mathrm{Q}_{3}\right)$ changes to the opposite state on the next clock pulse each time $\mathrm{Q}_{0}=1, \mathrm{Q}_{1}=1$, and $\mathrm{Q}_{2}=1$ (state 7 ), or when $\mathrm{Q}_{0}=1$ and $\mathrm{Q}_{1}=1$ (state 9).

The equation for this is as follows:

$$
\mathrm{J} 3=\mathrm{K} 3=\mathrm{Q} 0 \mathrm{Q} 1 \mathrm{Q} 2+\mathrm{Q} 0 \mathrm{Q} 3
$$

This function is implemented with the AND/OR logic connected to the $J_{3}$ and $K_{3}$ inputs of $\mathrm{FF}_{3}$.


Fig : 3.40 - Timing diagram

## Synchronous UP/DOWN Counter

An up/down counter is a bidirectional counter, capable of progressing in either direction through a certain sequence. A 3-bit binary counter that advances upward through its sequence $(0,1,2,3,4,5,6,7)$ and then can be reversed so
that it goes through the sequence in the opposite direction $(7,6,5,4,3,2,1,0)$ is an illustration of up/down sequential operation.

The complete up/down sequence for a 3-bit binary counter is shown in table below. The arrows indicate the state-to-state movement of the counter for both its UP and its DOWN modes of operation. An examination of $\mathrm{Q}_{0}$ for both the up and down sequences shows that $\mathrm{FF}_{0}$ toggles on each clock pulse. Thus, the $\mathrm{J}_{0}$ and $\mathrm{K}_{0}$ inputs of
$\mathrm{FF}_{0}$ are,

$$
J_{0}=K_{0}=1
$$

| CLOCK PULSE | UP | $\mathrm{Q}_{2}$ | Q1 | $\mathrm{Q}_{0}$ | DOWN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\left(\begin{array}{lllll}C & 0 & 0 & 0 & \$ \\ C & 0 & 0 & 1 & \$ \\ C & 0 & 1 & 0 & \$ \\ C & 0 & 1 & 1 & 3 \\ C & 1 & 0 & 0 & \$ \\ C & 1 & 0 & 1 & \$ \\ C & 1 & 1 & 0 & \$\end{array}\right)$ |  |  |  |  |
| 1 |  |  |  |  |  |
| 2 |  |  |  |  |  |
| 3 |  |  |  |  |  |
| 4 |  |  |  |  |  |
| 5 |  |  |  |  |  |
| 6 |  |  |  |  |  |
| 7 |  |  |  |  |  |

To form a synchronous UP/DOWN counter, the control input (UP/DOWN) is used to allow either the normal output or the inverted output of one Flip-Flop to the J and K inputs of the next Flip-Flop. When UP/DOWN=1, the MOD 8 counter will count from 000 to 111 and $\mathrm{UP} / \mathrm{DOWN}=0$, it will count from 111 to 000.

When UP/DOWN= 1 , it will enable AND gates 1 and 3 and disable AND gates 2 and 4. This allows the Q0 and Q1 outputs through the AND gates to the J and K inputs of the following Flip-Flops, so the counter counts up as pulses are applied. When UP/DOWN=0, the reverse action takes place.

$$
\mathbf{J}_{1}=\mathbf{K}_{1}=\left(\mathbf{Q}_{0} \cdot \mathbf{U P}\right)+\left(\mathbf{Q}_{0}{ }^{\prime} \cdot \mathbf{D O W N}\right)
$$



Fig : 3.41-3-bit UP/DOWN Synchronous Counter

## MODULUS-N-COUNTERS

The counter with ' $n$ ' Flip-Flops has maximum MOD number $2^{n}$. Find the number of Flip-Flops ( n ) required for the desired MOD number ( N ) using the equation,

## $2 \mathrm{n} \geq \mathrm{N}$

(i) For example, a 3 bit binary counter is a MOD 8 counter. The basic counter canbe modified to produce MOD numbers less than $2^{n}$ by allowing the counter to skin those are normally part of counting sequence.

$$
\begin{aligned}
& \mathrm{n}=3 \mathrm{~N}=82^{\mathrm{n}}=8 \text { opilaras ouns } \\
& 2^{3}=8=\mathrm{N}
\end{aligned}
$$

## (ii) MOD 5 Counter:

$$
\begin{aligned}
& 2^{n}=N \\
& 2^{n}=5
\end{aligned}
$$

$2^{2}=4$ less than N .
$2^{3}=8>N(5)$ Therefore, 3
Flip-Flops are required.

## (iii) MOD 10 Counter:

$2^{n}=\mathrm{N}=102^{3}=8$ less
than N .
$2^{4}=16>N(10)$. To construct any MOD-N counter, the following methods can be used.

1. Find the number of Flip-Flops (n) required for the desired MOD number $(\mathrm{N})$ using the equation,

$$
\mathbf{2}^{\mathrm{n}} \geq \mathbf{N} .
$$

2. Connect all the Flip-Flops as a required counter.
3. Find the binary number for N .
4. Connect all Flip-Flop outputs for which $\mathrm{Q}=1$ when the count is N , as inputs to NAND gate.
5. Connect the NAND gate output to the CLR input of each Flip-Flop.

When the counter reaches $\mathrm{N}^{\text {th }}$ - state, the output of the NAND gate goes LOW, resetting all Flip-Flops to 0 . Therefore the counter counts from 0 through $\mathrm{N}-1$.

For example, MOD-10 counter reaches state 10 (1010). i.e., $\mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}=101$ 0 . The outputs $\mathrm{Q}_{3}$ and $\mathrm{Q}_{1}$ are connected to the NAND gate and the output of the NAND gate goes LOW and resetting all Flip-Flops to zero. Therefore MOD-10 counter counts from 0000 to 1001 . And then recycles to the zero value.

The MOD-10 counter circuit is shown below.


Fig : 3.42-MOD-10 (Decade) Counter

