MOS TRANSISTOR

nMOS Transistor

NMos transistors are built on a p-type substrate of moderate doping. Source and drain are formed by diffusing heavily doped n-type impurities (n+)adjacent to the gate. A layer of silicon dioxide (SiO2) or glass is place over the substrate in between the source and drain. Over SiO2, a layer of polycrystalline silicon or polysilicon is formed, from which the gate terminal is taken.

The following figure shows the structure and symbol of nMOS transistor.R




Fig: 1.1.1 nMOS transistor.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

Threshold Voltage (Vt)

It can be defined as the voltage applied between the gate and the source of a MOS device (Vgs) below which the drain-to-source current (Ids) "effectively" drops to zero. Vt depends on the following:

CAM KANYA

- Gate conduction material
- Gate insulation material
- Gate insulator thickness
- Channel doping
- Impurities at the silicon-insulator interface
- ❖ Voltage between the source and the substrate, V_Sb.

Modes of operation of MOS Transistor:

The following are the three modes of operation of nMOS transistor:

- 1. Accumulation mode
- 2. Depletion mode
- 3. Inversion mode

a. Accumulation Mode

In this mode a negative voltage is applied to the gate. So there is negative charge on the gate. The mobile positively charged holes are attracted to the region beneath the gate.




Fig: 1.1.2 Accumulation Mode.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

b. Depletion Mode:

In this mode a low positive voltage is applied to the gate. This results in some positive charge on the gate. The holes in the body are repelled from the region directly beneath the gate.




Fig: 1.1.3 Depletion Mode.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

c. Inversion Mode:

In this mode, a higher positive potential exceeding a critical threshold voltage is applied. This attracts more positive charge to the gate. The holes are repelled further and a small number of free electrons in the body are attracted to the region beneath

the gate. This conductive layer of electrons in the p-type body is called the inversion layer.




Fig: 1.1.4 Inversion Mode.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

Behavior of nMOS with different voltages:

The Behavior of nMOS with different voltages can be classified into the following three cases and is illustrated in below figure.

- i. Cut-off region
- ii. Linear region
- iii. Saturation region
- a. Cut-off_region:-

In this region $V_{gs} < V_t$. The source and drain have free electrons. The body has free holes but no free electrons. The junction between the body and the source or drain is reverse biased. So no current will flow. This mode of operation is called cut-off.




Fig: 1.1.5 Cut off region.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

Linear region:-

In this region Vgs > Vt. Now an inversion region of electrons called the channel connects the source and drain. This creates a conductive path between source and drain. The number of carriers and the conductivity increases with the gate voltage. The potential difference between drain and source is V ds = V gs - Vgd. If V ds = 0, there is no electric field tending to push current from drain to source.




Fig: 1.1.6 Linear region.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

b. Saturation region:-

In this region V_{ds} becomes sufficiently larger than $V_{gd} < V_t$, the channel is no longer inverted near the drain and becomes pinched off . Above this drain voltage, the I ds is controlled only by the gate voltage. This mode is called saturation mode.




Fig: 1.1.7 Saturation region.

[Source: R.Jacob Baker, CMOS Circuit Design, Layout and Simulation...]

Non- Ideal I-V Effects:

The Ids value of an ideal I- v model neglects many effects that are important to modern devices.




Fig: 1.1.8 Non ideal IV Model.

[Source: Neil H.E. Weste, David Money Harris —CMOS VLSI Design...]

Simulated I-V Characteristics

- ullet While compared to the ideal devices, the saturation current increases less than a quarter with increasing V_{gs} . This is caused by two effects.
 - 1) Velocity Saturation
 - 2) Mobility degradation.
- At high lateral field strengths Vds. carrier velocity ceases to increase L linearly with field strength. This is called velocity saturation and this results in lesser I_{ds} than expected at high V_{ds} .
- Current between source and drain is the total amount of charge in the channel divide the time required to cross it.

$$I_{ds} = \underbrace{Q \text{ Channel}}_{V \text{ t}} = \underbrace{Q \text{ Channel}}_{(L/v)} = \underbrace{Q \text{ Channal }}_{L} *$$

By Sub the values we get

$$I_{ds} = \mu Co \chi \underline{W} (V_{gs} - V_{t} - V_{ds}) V_{ds}$$

L

$$Ids = \beta (V_{gs} - V_t - \underline{V_{ds}}) V_{ds}$$

Where $\beta = \mu c_0 x W/L$

In linear region $V_{gs} > V_t$ and V_{ds} is relatively small.

Saturation Region:-

- In saturation region , if V $_{ds}$ > V $_{dsat}$, the channel is pinched off. ie; V $_{ds}$ = V $_{gs}$ V $_{t}$
- Beyond this point it is often called the <u>drain saturation voltage</u>. Sub

 $V_{ds} = V_{gs} - V_{t}$ in the Ids values for linear region we get.

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$$
 for $V_{ds} > V_{dsat}$.


In saturation, I dsat is

$$V_{gs} = V_{ds} + V_{DD}$$

2

$$I_{dsat} = (V_{DD} - V_t)^2$$

Summarizing the three regions we get.



- The threshold voltage itself is influenced by the voltage difference between the source and body called the body effect.

